The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 9147016 B1

PDF
Full Text
Expired
Date of Patent:
Sep. 29, 2015

Filed:

Jul. 27, 2011
Applicants:

Ikuo Matsumura, Yamato, JP;

Shuichi Shimizu, Tokyo, JP;

Inventors:

Ikuo Matsumura, Yamato, JP;

Shuichi Shimizu, Tokyo, JP;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 17/50 (2006.01); G06F 11/26 (2006.01); G05B 17/02 (2006.01);
U.S. Cl.
CPC ...
G06F 17/5009 (2013.01); G06F 11/261 (2013.01); G05B 17/02 (2013.01);
Abstract

A method and system where a plurality of ECU is rapidly executed while avoiding deadlock by performing conservative event synchronization. The simulation system is provided with 4 layers, namely a processor emulator which is an ECU emulator, a plant simulator, a external peripheral scheduler, and a mutual peripheral scheduler. The external peripheral scheduler performs advanced execution of the plant simulator only during processor emulator reaction delay time (or the time until the next event). The notification to perform advanced execution of the plant simulator is provided until the actual plant simulator stop time. The mutual peripheral scheduler provides notification to the processor emulator to perform advanced execution only during communication delay timing between processor emulators (or the time until the next event). The processor emulator conservatively processes until the earliest time of the notification times. Each peripheral scheduler proceeds with processing until the earliest time of the accepted events.


Find Patent Forward Citations

Matsumura, Ikuo. (2015). Multi-ecu simulation by using 2-layer peripherals with look-ahead time (U.S. Patent No. 9147016). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9147016

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…