The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 21, 2015

Filed:

Jan. 28, 2014
Applicant:

Lg Display Co., Ltd., Seoul, KR;

Inventor:

Hee-Dong Choi, Chungcheongnam-do, KR;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 29/12 (2006.01); H01L 27/12 (2006.01); H01L 29/49 (2006.01); H01L 29/786 (2006.01);
U.S. Cl.
CPC ...
H01L 27/1255 (2013.01); H01L 27/124 (2013.01); H01L 27/1274 (2013.01); H01L 29/4908 (2013.01); H01L 27/12 (2013.01); H01L 29/78648 (2013.01);
Abstract

An array substrate for a display device includes: a substrate; first and second gate electrodes of impurity-doped polycrystalline silicon on the substrate; a gate insulating layer on the first and second gate electrodes; first and second active layers of intrinsic polycrystalline silicon on the gate insulating layer, the first and second active layers corresponding to the first and second active layers, respectively; an interlayer insulating layer on the first and second active layers and including first to fourth active contact holes, the first and second active contact holes exposing side portions of the first active layer, the third and fourth active contact holes exposing side portions of the second active layer; first and second ohmic contact layers of impurity-doped amorphous silicon on the interlayer insulating layer, the first ohmic contact layer contacting the first active layer through the first and second active contact holes, the second ohmic contact layer contacting the second active layer through the third and fourth active contact hole; first source and drain electrodes on the first ohmic contact layer and second source and drain electrodes on the second ohmic contact layer; a data line on the interlayer insulating layer, the data line connected to the first source electrode; a first passivation layer on the first source and drain electrodes, the second source and drain electrodes and the data line; a gate line on the first passivation layer, the gate line connected to the first gate electrode and crossing the data line to define a pixel region; a second passivation layer on the gate line; and a pixel electrode on the second passivation layer, the pixel electrode connected to the second drain electrode.


Find Patent Forward Citations

Loading…