The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 17, 2015

Filed:

Jul. 27, 2012
Applicants:

Seiichiro Kihara, Osaka, JP;

Shunichi Utsumi, Kobe, JP;

Inventors:

Seiichiro Kihara, Osaka, JP;

Shunichi Utsumi, Kobe, JP;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03L 5/00 (2006.01); H03K 3/013 (2006.01); H03K 3/356 (2006.01); H03K 19/0185 (2006.01); H03K 19/00 (2006.01);
U.S. Cl.
CPC ...
H03K 3/013 (2013.01); H03K 3/356 (2013.01); H03K 19/018507 (2013.01); H03K 19/0013 (2013.01);
Abstract

The present invention provides a level shift circuit having low possibility of malfunction by noise, and can operate with low power. A level shift circuitincludes first and second MOSFETsandusing signals with phases same as and opposite to the phase of an input signal Sin as gate inputs, first and second resistance elementsand, each having one end connected to a shift level power terminal that supplies high-level output voltage of a level-shifted output signal, and each having the other end connected to a corresponding drain of the first and second MOSFETs, a comparatorhaving a pair of differential input terminals, which are individually connected to respective drains of the first and second MOSFETs, and a current control circuitthat controls an amount of first current flowing through the first MOSFET via the first resistance element and an amount of second current flowing through the second MOSFET via the second resistance element in synchronization with a rising and a falling of a signal level of the input signal.


Find Patent Forward Citations

Loading…