The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 30, 2014

Filed:

Feb. 25, 2011
Applicants:

Kaushik Barman, Hyderabad, IN;

Parag Dighe, Hyderabad, IN;

Ragahavendar M. Rao, Austin, TX (US);

Inventors:

Kaushik Barman, Hyderabad, IN;

Parag Dighe, Hyderabad, IN;

Ragahavendar M. Rao, Austin, TX (US);

Assignee:

Xilinx, Inc., San Jose, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 7/52 (2006.01);
U.S. Cl.
CPC ...
Abstract

In one embodiment, a matrix multiplication circuit is provided. The circuit includes a plurality of systolic arrays, a pre-processing circuit, and a post-processing circuit. The pre-processing circuit is configured to receive first and second input matrices, and decompose the first input matrix into a plurality of sub-matrices. The pre-processing circuit inputs each of the plurality of sub-matrices to at least a respective one of the plurality of systolic arrays for multiplication with the second input matrix. The post-processing circuit is configured to combine output of the systolic arrays into a result matrix.


Find Patent Forward Citations

Barman, Kaushik. (2014). Multiplication of matrices using systolic arrays (U.S. Patent No. 8924455). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/8924455

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…