Dynamic clock gating in a network device

Abstract

A switch device that includes a switch pipeline stage to process packet data may selectively clock multiple pipeline sub-stages within the switch pipeline stage. The switch device may provide a first clock to processing logic of a first sub-stage independently of providing a second clock to a processing logic of second sub-stage within the switch pipeline stage. Clocking logic associated with a current switch pipeline stage may receive an event indication, such as an event indication from a previous pipeline stage responsive to processing of packet data by the previous pipeline stage. In response, the clocking logic associated with the current switch pipeline stage may determine a clocking time to issue a clock to a selected pipeline sub-stage in the current switch pipeline stage. The clocking logic may also issue the clock to the selected pipeline sub-stage at the clocking time.