The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jul. 22, 2014
Filed:
Sep. 22, 2011
Mitsuru Okazaki, Kyoto, JP;
Youichi Kajiwara, Kyoto, JP;
Naoki Takahashi, Kyoto, JP;
Akira Shimizu, Kyoto, JP;
Mitsuru Okazaki, Kyoto, JP;
Youichi Kajiwara, Kyoto, JP;
Naoki Takahashi, Kyoto, JP;
Akira Shimizu, Kyoto, JP;
Rohm Co., Ltd., Kyoto, JP;
Abstract
A semiconductor integrated circuit device includes: a rectangular shaped semiconductor substrate; a metal wiring layer formed on or over the semiconductor substrate; and a passivation layer covering the metal wiring layer. A corner non-wiring region where no portion of the metal wiring layer is formed is disposed in a corner of the semiconductor substrate. A slit is formed in a portion of the metal wiring layer which is close to the corner of the semiconductor substrate. The passivation layer includes a first passivation layer which is formed on the metal wiring layer and a second passivation layer which is formed on the first passivation layer. The first passivation layer is formed of a material that is softer than a material of the second passivation layer.