Switch level circuit with dead time self-adapting control

Abstract

A switch level circuit () with dead time self-adapting control, which minimizes the switching loss in a switching power supply converter with synchronous rectification by changing a dead time between a high-side control transistor () and a low-side synchronous rectifying transistor (). The switch level circuit () includes the high-side control transistor () and the low-side synchronous rectifying transistor () which are controlled to be on and off by external control signals, and a waveform with a given duty cycle is outputted at a node (LX) between the two transistors. The switch level circuit () also includes a control module for adjusting the dead time. The control module comprises a sampling circuit () for detecting the current dead time at the node (LX), an adjusting circuit () for buffering and converting the sampling voltage sampled by the sampling circuit (), and a controlled delay unit () equipped with an external control input terminal, wherein the controlled delay unit () delays an external control signal and outputs the delayed signal to a controlled terminal of the low-side synchronous rectifying transistor () as a control signal. The switch level circuit () has simple structure, better performance and wide application range.