The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Feb. 18, 2014
Filed:
Jan. 18, 2012
Jeremy Isaac Nathaniel Werner, San Jose, CA (US);
Leonid Baryudin, San Jose, CA (US);
Timothy Canepa, Los Gatos, CA (US);
Earl Cohen, Oakland, CA (US);
Jeremy Isaac Nathaniel Werner, San Jose, CA (US);
Leonid Baryudin, San Jose, CA (US);
Timothy Canepa, Los Gatos, CA (US);
Earl Cohen, Oakland, CA (US);
LSI Corporation, San Jose, CA (US);
Abstract
Higher-level redundancy information computation enables a Solid-State Disk (SSD)controller to provide higher-level redundancy capabilities to maintain reliable operation in a context of failures of non-volatile (e.g. flash) memory elements during operation of an SSD. A first portion of higher-level redundancy information is computed using parity coding via an XOR of all pages in a portion of data to be protected by the higher-level redundancy information. A second portion of the higher-level redundancy information is computed using a weighted-sum technique, each page in the portion being assigned a unique non-zero 'index' as a weight when computing the weighted-sum. Arithmetic is performed over a finite field (such as a Galois Field). The portions of the higher-level redundancy information are computable in any order, such as an order based on order of read operation completion of non-volatile memory elements.