The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Feb. 11, 2014
Filed:
Apr. 07, 2011
Amaresh Malipatil, San Jose, CA (US);
Wingfaat Liu, Milpitas, CA (US);
YE Liu, San Jose, CA (US);
Freeman Y. Zhong, San Ramon, CA (US);
Chintan Desai, San Jose, CA (US);
Amaresh Malipatil, San Jose, CA (US);
Wingfaat Liu, Milpitas, CA (US);
Ye Liu, San Jose, CA (US);
Freeman Y. Zhong, San Ramon, CA (US);
Chintan Desai, San Jose, CA (US);
LSI Corporation, Milpitas, CA (US);
Abstract
In described embodiments, a transceiver includes a baud-rate clock and data recovery (CDR) module with an eye sampler, and an adaptation module for adaptively setting parameters of various circuit elements, such as timing, equalizer and gain elements. Data sampling clock phase of the CDR module is set for sampling at, for example, near the center of a data eye detected by the eye sampler, and the phase of data error sampling latch(es) is skewed by the CDR module with respect to the phase of the data sampling latch. Since the error signal driving the timing adaptation contains the information of the pulse response that the CDR module encounters, the phase of timing error sampling latch(es) of the CDR module is skewed based on maintaining a relative equivalence of input pulse response residual pre-cursor and residual post-cursor with respect to the timing error sampling clock phase.