Phase comparator and reproduction signal processor using the same

Abstract

In a synchronous reproduction signal processor, when a phase error between reproduction data and a clock is repeatedly detected such that a clock synchronized with a reproduction signal is generated based on the phase error, a filtering process unit () performs a filtering process which performs a weighed addition with respect to a phase error series prior to the current time from a phase error calculation unit () using, e.g., a FIR filter with a plurality of taps so as to generate a reference value under reduced influence of noise mixed in the phase error series by feedback correction. A cross detection unit () detects the timing with which the sampled reproduction data crosses the reference value generated by the filtering process unit (). This allows effective use of the dynamic range of the feedbacked reference value without limiting it, and simultaneously achieves the enhancement of noise immunity.