Restoring plural instructions for same cycle execution from partial instructions and combined supplementing portions generated for compact storage

Abstract

An original first instruction word (I) to an original third instruction word (I) include a bit field (L) and a bit field (L) to a bit field (L) and a bit field (L). An information word (IW) includes a set of some of bit fields belonging to a plurality of instruction words executed in the same cycle, which are the bit field (L) of the original first instruction word (I) to the bit field (L) of the original third instruction word (I). An instruction decoder () of a processor () decomposes the information word (IW) and restores the arrangements of the original first instruction word (I) to the original third instruction word (I) by combining the bit field (L) to the bit field (L) to the bit field (L) to the bit field (L). This can reduce the amount of memory consumption without degrading the instruction execution performance.