The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jan. 31, 2012
Filed:
Mar. 31, 2009
Applicants:
Jin-kyu Kim, Seoul, KR;
Kyoung-il Bang, Gyeonggi-do, KR;
Hyung-gyu Lee, Seoul, KR;
Kyu-ho Park, Daejeon-si, KR;
Young-woo Park, Daejeon-si, KR;
Inventors:
Jin-kyu Kim, Seoul, KR;
Kyoung-il Bang, Gyeonggi-do, KR;
Hyung-gyu Lee, Seoul, KR;
Kyu-ho Park, Daejeon-si, KR;
Young-woo Park, Daejeon-si, KR;
Assignee:
Samsung Electronics Co., Ltd., Suwon-Si, KR;
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/00 (2006.01);
U.S. Cl.
CPC ...
Abstract
A memory system includes a variable resistance memory configured to input and output data by a first unit and a translation layer for managing the degree of wear of the variable resistance memory by a second unit, different from the first unit.
Quick Actions:
Kim, Jin-kyu. (2012). Memory system and wear leveling method thereof (U.S. Patent No. 8108592). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/8108592
Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile