The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 8059650 B1

PDF
Full Text
Expired
Date of Patent:
Nov. 15, 2011

Filed:

Oct. 31, 2007
Applicants:

Suhas A. Shetty, San Jose, CA (US);

DE B. VU, Fremont, CA (US);

Inventors:

Suhas A. Shetty, San Jose, CA (US);

De B. Vu, Fremont, CA (US);

Assignee:

Aruba Networks, Inc., Sunnyvale, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H04L 12/28 (2006.01);
U.S. Cl.
CPC ...
Abstract

A pipelined out-of-order process and system for handling data packets in a network device. The process and system are scalable to support throughput in excess of 10 Gbps. The system includes a set of processing cores that offload the table look up operations and similar operations from the central processing unit. The central processing unit receives the requisite data needed for performing forwarding, routing, NAT, firewall maintenance and similar operation on data packets from the set of processing cores.


Find Patent Forward Citations

Quick Actions:

Shetty, Suhas. (2011). Hardware based parallel processing cores with multiple threads and multiple pipeline stages (U.S. Patent No. 8059650). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/8059650

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…