The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Oct. 04, 2011
Filed:
Sep. 23, 2008
Applicants:
Hsiang-hui Chang, Taipei Hsien, TW;
Bing-yu Hsieh, Taipei, TW;
Jing-hong Conan Zhan, HsinChu, TW;
Inventors:
Assignee:
Mediatek Inc., Science-Based Industrial Park, Hsin-Chu, TW;
Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
H03L 7/085 (2006.01);
U.S. Cl.
CPC ...
Abstract
An error predict code is added into a cycle signal for raising precision of an output signal of a time-to-digital (TDC) decoder. A cyclic TDC (CTDC) is specifically designed within a phase-frequency detector (PFD)/CTDC module of an all-digital phase-locked loop (ADPLL) for enhancing loop bandwidth calibration of the ADPLL. A calibration method is used on the PFD/CTDC module for enhancing the loop bandwidth calibration of the ADPLL as well.
Quick Actions:
Chang, Hsiang-Hui. (2011). Error protection method, tdc module, ctdc module, all-digital phase-locked loop, and calibration method thereof (U.S. Patent No. 8031007). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/8031007
Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile