The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 17, 2011

Filed:

Oct. 18, 2006
Applicants:

Tom Waayers, Sint Michielsgestel, NL;

Richard Morren, Waalre, NL;

Inventors:

Tom Waayers, Sint Michielsgestel, NL;

Richard Morren, Waalre, NL;

Assignee:

NXP B.V., Eindhoven, NL;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G01R 31/28 (2006.01);
U.S. Cl.
CPC ...
Abstract

A testing circuit has scan chain segments () defined between parallel inputs (wpi[] . . . wpi[N−]) and respective parallel outputs (wpo[] . . . wpo[N−]). The scan chain segments comprise a bank () of cells of a shift register circuit, a core scan chain portion (), a first bypass path around the core scan chain portion () and a second bypass path around the bank () of cells of the shift register circuit. This architecture enables loading of data in parallel into the core scan chain, or into the shift register (WBR). In addition, each scan chain segment also has a series latching element (), and this provides additional testing capability. In particular, the shifting of data between the latching elements () can be used to test the bypass paths while the internal or external mode testing is being carried out. This testing can thus be part of a single ATPG procedure.


Find Patent Forward Citations

Loading…