The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 19, 2011

Filed:

Nov. 04, 2008
Applicants:

Prasanna Sundararajan, San Jose, CA (US);

John D. Corbett, Monte Sereno, CA (US);

David W. Bennett, Silverthorne, CO (US);

Jeffrey M. Mason, Eldorado Springs, CO (US);

Inventors:

Prasanna Sundararajan, San Jose, CA (US);

John D. Corbett, Monte Sereno, CA (US);

David W. Bennett, Silverthorne, CO (US);

Jeffrey M. Mason, Eldorado Springs, CO (US);

Assignee:

Xilinx, Inc., San Jose, CA (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F 17/50 (2006.01);
U.S. Cl.
CPC ...
Abstract

Approaches for generating a design of an electronic system are disclosed. In one approach, for each of one or more components of a first specification of the design, an error mitigation technique is selected from among multiple different error mitigation techniques in response to user-specified data associated with the first specification of the design. A second specification of the design is automatically generated from the first specification. The second specification includes error mitigation logic corresponding to each selected error mitigation technique for each of the one or more components. The second specification of the design is stored for subsequent processing.


Find Patent Forward Citations

Loading…