The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7904858 B1

PDF
Full Text
Expired
Date of Patent:
Mar. 08, 2011

Filed:

Jun. 17, 2008
Applicant:

Hideki Takeda, Yokohama, JP;

Inventor:

Hideki Takeda, Yokohama, JP;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 17/50 (2006.01);
U.S. Cl.
CPC ...
Abstract

According to the present invention, there is provided an apparatus for executing logic synthesis for a module having a plurality of clock domains, having: an input unit which inputs circuit description data about a circuit function and a constraint in logic synthesis; a path selection unit which selects a path included in the module using a result obtained by analyzing the circuit description data; a recognition unit which recognizes a start point and an end point of the selected path and recognizes clock domains to which the start point and the end point belong; and a technology library setting unit which sets a technology library for the selected path in accordance with the clock domains to which the start point and the end point belong.


Find Patent Forward Citations

Takeda, Hideki. (2011). Logic synthesis apparatus (U.S. Patent No. 7904858). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7904858

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…