The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7831944 B1

PDF
Full Text
Expired
Date of Patent:
Nov. 09, 2010

Filed:

Sep. 28, 2007
Applicants:

Yoshiyuki Kato, Kawasaki, JP;

Hisashi Aoyama, Kawasaki, JP;

Mitsuru Sato, Kawasaki, JP;

Inventors:

Yoshiyuki Kato, Kawasaki, JP;

Hisashi Aoyama, Kawasaki, JP;

Mitsuru Sato, Kawasaki, JP;

Assignee:

Fujitsu Limited, Kawasaki, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F 17/50 (2006.01);
U.S. Cl.
CPC ...
Abstract

An FPGA-information managing unit included in a circuit-designing CAD apparatus retrieves FPGA information, such as pin-assignment information and attribute information, that is created by an FPGA-designing CAD apparatus. When performing a DRC, as for in an FPGA, a DRC unit checks an attribute of a pin and the like by referring to the FPGA information that is retrieved from the FPGA-designing CAD apparatus and stored in a FPGA-information storing unit by the FPGA-information managing unit.


Find Patent Forward Citations

Kato, Yoshiyuki. (2010). Circuit-design supporting apparatus, circuit-design supporting method, computer product, and printed-circuit-board manufacturing method (U.S. Patent No. 7831944). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7831944

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…