Bus circuit

Abstract

Clock control is handed over in a bus circuit from a first circuit () to a second circuit (). A clock conductor () is driven to a predetermined voltage level with the driver circuit of the first circuit after a last clock period following the start of execution of the handover command and to continue driving the clock conductor () to the predetermined voltage level for a first time-interval. The clock conductor () is driven to the predetermined voltage level with the driver circuit of the second circuit after a second time interval following the start of execution of the handover command until a third time interval has elapsed following the end of the second time interval. Subsequently the clock conductor () is driven under control of the clock circuit () of the second circuit (). The first time interval contains a first integer number Pof periods of a first clock signal of the first circuit and the second and third time interval contain a second and third integer number P, Pof periods of a second clock signal of the second circuit, a duration corresponding to the second integer number Pequaling at least a pulse duration of the first clock signal, a duration corresponding to the first integer number Pequaling at least a duration corresponding to the second integer number Pplus one, a duration corresponding to the second plus third integer P, Pequaling at least a duration corresponding to the first number Pplus one.