The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7634037 B1

PDF
Full Text
Expired
Date of Patent:
Dec. 15, 2009

Filed:

Jul. 12, 2005
Applicants:

Chua-chin Wang, Kaohsiung, TW;

Ming-kai Chang, Kaohsiung, TW;

Ling-shiou Huang, Hsinhua, TW;

Inventors:

Chua-Chin Wang, Kaohsiung, TW;

Ming-Kai Chang, Kaohsiung, TW;

Ling-Shiou Huang, Hsinhua, TW;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03D 3/24 (2006.01); H04L 7/00 (2006.01);
U.S. Cl.
CPC ...
Abstract

A method and a circuit for resolving the out-of-phase problem between a color burst signal and a sub-carrier signal of a television system. A delay means is used which leads to the synchronization of the color burst signal and the sub-carrier signal such that a subsequent color demodulator can demodulate correct color signals. Therefore, the locking of the two signals will be fastened without any excessively large circuit hardware.


Find Patent Forward Citations

Wang, Chua-Chin. (2009). Digital phase-locked loop circuit and a method thereof (U.S. Patent No. 7634037). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7634037

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…