The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7619550 B1

PDF
Full Text
Expired
Date of Patent:
Nov. 17, 2009

Filed:

Apr. 09, 2008
Applicants:

Tomoaki Maeda, Hiroshima, JP;

Taiji Akizuki, Miyagi, JP;

Hisashi Adachi, Osaka, JP;

Inventors:

Tomoaki Maeda, Hiroshima, JP;

Taiji Akizuki, Miyagi, JP;

Hisashi Adachi, Osaka, JP;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03M 3/00 (2006.01);
U.S. Cl.
CPC ...
Abstract

In a delta-sigma modulator circuit, an integrator integrates an input signal, and a quantization circuit quantizes the integrated signal with a predetermined quantization number, and outputs a quantization result signal. A DA converter circuit outputs an analog signal indicating a DA conversion result based on the quantization result signal. An oscillation detector circuit detects that the integrator is in an oscillation state based on the integrated signal, and outputting an oscillation detection signal. A reset circuit resets the integrator based on the oscillation detection signal.


Find Patent Forward Citations

Maeda, Tomoaki. (2009). Delta-sigma ad converter apparatus using delta-sigma modulator circuit provided with reset circuit resetting integrator (U.S. Patent No. 7619550). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7619550

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…