The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7571435 B1

PDF
Full Text
Expired
Date of Patent:
Aug. 04, 2009

Filed:

Sep. 29, 2003
Applicants:

Fred Gehrung Gustavson, Briarcliff Manor, NY (US);

John A. Gunnels, Mt. Kisco, NY (US);

Inventors:

Fred Gehrung Gustavson, Briarcliff Manor, NY (US);

John A. Gunnels, Mt. Kisco, NY (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F 9/45 (2006.01); G06F 7/38 (2006.01);
U.S. Cl.
CPC ...
Abstract

A method (and structure) for executing linear algebra subroutines, includes, for an execution code controlling operation of a floating point unit (FPU) performing the linear algebra subroutine execution, unrolling instructions to preload data into a floating point register (FReg) of the FPU. The unrolling generates an instruction to load data into the FReg and the instruction is inserted into a sequence of instructions that execute the linear algebra subroutine on the FPU.


Find Patent Forward Citations

Gustavson, Fred. (2009). Method and structure for producing high performance linear algebra routines using preloading of floating point registers (U.S. Patent No. 7571435). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7571435

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…