The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 30, 2009

Filed:

Feb. 09, 2006
Applicant:

Wade Leitner, Tucson, AZ (US);

Inventor:

Wade Leitner, Tucson, AZ (US);

Assignee:

National Semiconductor Corporation, Santa Clara, CA (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G05F 3/16 (2006.01); G05F 1/10 (2006.01);
U.S. Cl.
CPC ...
Abstract

A start-up circuit is provided. In one embodiment, the start-up circuit operates as follows. In this embodiment, the start-up circuit includes a depletion-mode PMOS transistor and an NMOS switch. The NMOS switch is coupled between ground and a common gate node of a PMOS current mirror. At start-up, the depletion-mode transistor provides a DC path to pull up the gate of the NMOS switch. Accordingly, at start-up, the NMOS switch pulls the common gate of the PMOS current mirror to ground. After the PMOS current mirror begins generating current, the NMOS switch is turned off.


Find Patent Forward Citations

Quick Actions:

Leitner, Wade. (2009). Apparatus and method for start-up circuit without a start-up resistor (U.S. Patent No. 7554313). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7554313

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…