The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 14, 2009

Filed:

Mar. 02, 2007
Applicants:

Franz Prexl, Niederding, DE;

Erich Bayer, Thonhausen, DE;

Juergen Neuhaeusler, Bad Aibling, DE;

Inventors:

Franz Prexl, Niederding, DE;

Erich Bayer, Thonhausen, DE;

Juergen Neuhaeusler, Bad Aibling, DE;

Assignee:
Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G05F 1/10 (2006.01); G05F 1/652 (2006.01);
U.S. Cl.
CPC ...
Abstract

A buck-boost DC/DC converter includes an inductor and a power stage having a set of switches selectively connecting the inductor between a voltage input, a voltage output and a reference level in accordance with buck or boost mode. The converter has a switch control providing control signals to the set of switches in the power stage. A comparator provides to the switch control a first pulse width modulation signal in buck mode and a second pulse width modulation signal in boost mode. A ramp generator provides to the comparator a first ramp signal for buck mode and a second ramp signal for boost mode. An overlap control provides a ramp shift signal to the ramp generator in response to a detection signal that indicates activity of the switches in the power stage. The ramp shift signal adjusts the first and second ramp signals relative to each other so as to minimize any gap and any overlap between the first and second ramp signals. Whenever actuation of all switches in the power stage within the same clock period is detected, the ramp signals are adjusted in a way to reduce the overlap between the ramp signals. Conversely, when no switch activity is detected in a clock period, the ramp signals are adjusted in a waye to increase the overlap between the ramp signals. As a result, when the input voltage is close to the output voltage, the converter alternatively operates in buck mode or in boost mode, avoiding a buck-boost mode.


Find Patent Forward Citations

Loading…