The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Feb. 03, 2009
Filed:
Jul. 06, 2006
Shobhit Malik, Sunnyvale, CA (US);
Hsiu-nien Chen, San Jose, CA (US);
Bob Yu, Fremont, CA (US);
Wai Kit Leong, San Jose, CA (US);
Shobhit Malik, Sunnyvale, CA (US);
Hsiu-Nien Chen, San Jose, CA (US);
Bob Yu, Fremont, CA (US);
Wai Kit Leong, San Jose, CA (US);
Sun Microsystems, Inc., Santa Clara, CA (US);
Abstract
A method and apparatus for enforcing design for manufacturability rules on a circuit layout is provided. A tool receives a first set of design rules, to be applied to the circuit layout, which must be followed. The tool also receives a second set of design rules, to be to the circuit layout, which may be followed. The first set of design rules may be supplied by an employer or followed by a design team, and the second set of design rules may correspond to a set of design for manufacturability (DFM) rules. The tool applies the first set of design rules and the second set of design rules to the circuit layout to generate a revised circuit layout. The revised circuit layout conforms to each of the first set of design rules, and conforms to as many design rules in the second set of design rules as possible.