The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 03, 2009

Filed:

Aug. 15, 2006
Applicants:

Gihong Kim, Milpitas, CA (US);

Tae Soo Chun, Los Gatos, CA (US);

Inventors:

Gihong Kim, Milpitas, CA (US);

Tae Soo Chun, Los Gatos, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G09G 5/00 (2006.01);
U.S. Cl.
CPC ...
Abstract

An LCoS chip is designed to suppress electrical noise due to cross-talk between electrical components of the chip and stray light entered into the chip. The LCoS chip includes a silicon substrate having an array of memory cells formed the substrate. The chip includes a first polycrystalline silicon layer that forms word lines and a metal layer that forms bit lines, wherein bit lines are directed orthogonal to the word lines. The chip also includes capacitor storages formed on second and third second polycrystalline silicon layers. The second polycrystalline layer is disposed over the first polycrystalline silicon layer and over regions of the substrate not covered by the word lines. The metal layer includes shields to reduce cross-talk between neighboring bit lines as well as between the bit lines and the capacitor storages. A third polycrystalline layer is configured to reduce cross-talk between the bit lines and the word lines.


Find Patent Forward Citations

Loading…