Rerouting vliw instructions to accommodate execution units deactivated upon detection by dispatch units of dedicated instruction alerting multiple successive removed nops

Abstract

Processor () has a plurality of registers () for storing instructions for execution by the plurality of execution units (). The plurality of registers () are coupled to the plurality of execution units () via distribution means (). Distribution means () have a plurality of dispatch units () coupled to the plurality of execution units () and a reroutable network, e.g. a data communication bus (), coupling the plurality of execution units () to the plurality of dispatch units (). The data communication bus () is controlled by control unit (). Dispatch units () are arranged to detect dedicated instructions in the instruction flow, which signal the beginning of an inactive period of an execution unit () in the plurality of execution units (). Subsequently, control unit () is notified, and the instruction flow from the plurality of registers () to the plurality of dispatch units () is rerouted as a result of the detection of the dedicated instruction.