The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Aug. 26, 2008
Filed:
Nov. 30, 2004
Stephen Laroux Blinick, Tucson, AZ (US);
Yu-cheng Hsu, Tucson, AZ (US);
Lucien Mirabeau, Tucson, AZ (US);
Ricky Dean Rankin, Tucson, AZ (US);
Cheng-chung Song, Tucson, AZ (US);
Stephen LaRoux Blinick, Tucson, AZ (US);
Yu-Cheng Hsu, Tucson, AZ (US);
Lucien Mirabeau, Tucson, AZ (US);
Ricky Dean Rankin, Tucson, AZ (US);
Cheng-Chung Song, Tucson, AZ (US);
International Business Machines Corporation, Armonk, NY (US);
Abstract
In managing multiprocessor operations, a first processor repetitively reads a cache line wherein the cache line is cached from a line of a shared memory of resources shared by both the first processor and a second processor. Coherency is maintained between the shared memory line and the cache line in accordance with a cache coherency protocol. In one aspect, the repetitive cache line reading occupies the first processor and inhibits the first processor from accessing the shared resources. In another aspect, upon completion of operations by the second processor involving the shared resources, the second processor writes data to the shared memory line to signal to the first processor that the shared resources may be accessed by the first processor. In response, the first processor changes the state of the cache line in accordance with the cache coherency protocol and reads the data written by the second processor. Other embodiments are described and claimed.