The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7354332 B1

PDF
Full Text
Expired
Date of Patent:
Apr. 08, 2008

Filed:

Mar. 26, 2004
Applicants:

Rahul Surana, Fremont, CA (US);

Ajoy Zutshi, Fremont, CA (US);

Inventors:

Rahul Surana, Fremont, CA (US);

Ajoy Zutshi, Fremont, CA (US);

Assignee:

Applied Materials, Inc., Santa Clara, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
B49D 1/00 (2006.01);
U.S. Cl.
CPC ...
Abstract

A technique of the present invention utilizes qualification characteristics from a single wafer for qualifying a semiconductor manufacturing tool. Generally speaking, the technique commences with the processing of a wafer by the manufacturing tool. During processing, one or more qualification characteristics required to properly qualify the tool are measured using an in situ sensor or metrology device. Subsequently, the manufacturing tool is qualified by adjusting one or more parameters of a recipe in accordance with the qualification characteristics measured from the wafer to target one or more manufacturing tool specifications. In some embodiments, the tool to be qualified includes a bulk removal polishing platen, a copper clearing platen and a barrier removal polishing platen. In these cases, the technique involves transferring a wafer to each of the bulk removal polishing platen, copper clearing platen and barrier removal polishing platen, where qualification characteristics are measured from the wafer during processing. These platens are subsequently qualified by adjusting one or more parameters of a recipe associated with each platen in accordance with the qualification characteristics measured from the wafer, to target one or more platen specifications.


Find Patent Forward Citations

Surana, Rahul. (2008). Technique for process-qualifying a semiconductor manufacturing tool using metrology data (U.S. Patent No. 7354332). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7354332

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…