The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7305636 B1

PDF
Full Text
Expired
Date of Patent:
Dec. 04, 2007

Filed:

Feb. 24, 2005
Applicants:

Jason Raymond Baumgartner, Austin, TX (US);

Tilman Gloekler, Gaertringen, DE;

Joachim Kneisel, Stuttgart, DE;

Johannes Koesters, Weil Im Schoenbuch, DE;

Inventors:

Jason Raymond Baumgartner, Austin, TX (US);

Tilman Gloekler, Gaertringen, DE;

Joachim Kneisel, Stuttgart, DE;

Johannes Koesters, Weil Im Schoenbuch, DE;

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F 17/50 (2006.01);
U.S. Cl.
CPC ...
Abstract

A method, system and computer program product for performing verification is disclosed. A high-level description of a design is created and constrained drivers are synthesized from the high-level description of the design. A testbench is generated from the high-level description of the design and the constrained drivers and a formal equivalence is evaluated on the testbench to perform verification.


Find Patent Forward Citations

Baumgartner, Jason. (2007). Method and system for formal unidirectional bus verification using synthesizing constrained drivers (U.S. Patent No. 7305636). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7305636

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…