The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7184347 B1

PDF
Full Text
Expired
Date of Patent:
Feb. 27, 2007

Filed:

Jul. 21, 2005
Applicants:

Jae-young Lee, Gyeonggi-do, KR;

Chi Wook Kim, Gyeonggi-do, KR;

Sung-min Seo, Gyeonggi-do, KR;

Inventors:

Jae-Young Lee, Gyeonggi-do, KR;

Chi Wook Kim, Gyeonggi-do, KR;

Sung-Min Seo, Gyeonggi-do, KR;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C 7/02 (2006.01);
U.S. Cl.
CPC ...
Abstract

Semiconductor memory devices include a memory cell array region having a plurality of memory cells, a local data I/O line pair that is electrically connected to the plurality of memory cells, a local sense amplifier that is electrically connected to the local data I/O line pair, a read global data I/O line pair that is electrically connected to the local sense amplifier and that is configured to transmit data during a read operation and a write global data I/O line pair that is electrically connected to the local sense amplifier that is configured to transmit data during a write operation.


Find Patent Forward Citations

Lee, Jae-Young. (2007). Semiconductor memory devices having separate read and write global data lines (U.S. Patent No. 7184347). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7184347

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…