The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 06, 2007

Filed:

Nov. 19, 2003
Applicants:

Tetsuya Yoshida, Kawasaki, JP;

Yoshihiko Koike, Kawasaki, JP;

Masayoshi Kusumoto, Kawasaki, JP;

Inventors:

Tetsuya Yoshida, Kawasaki, JP;

Yoshihiko Koike, Kawasaki, JP;

Masayoshi Kusumoto, Kawasaki, JP;

Assignee:

Fujitsu Limited, Kawasaki, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F 12/16 (2006.01);
U.S. Cl.
CPC ...
Abstract

First and second latch circuits store '0' and '1', respectively, by reset. An output signal from the first latch circuit is input to the second latch circuit. Register setting data is input to the first latch circuit via a first gate that allows an input signal to pass through when the output signal from the second latch circuit is “1”, and outputs “0” when the output signal from the second latch circuit is “0”. A write signal is supplied to a memory via a second gate that allows the input signal to pass through only when the output signal from the first latch circuit is “1”. When the register setting data indicates “0”, the output signals from both the first and the second latch circuits become “0”, and until being reset, the write error protect state is maintained.


Find Patent Forward Citations

Loading…