The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Aug. 22, 2006

Filed:

Jun. 07, 2002
Applicant:

Finbar Naven, Cheadle Hulme, GB;

Inventor:

Finbar Naven, Cheadle Hulme, GB;

Assignee:

Fujitsu Limited, Kawasaki, JP;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 1/04 (2006.01);
U.S. Cl.
CPC ...
Abstract

In a semiconductor integrated circuit device () in which variation in a minimum propagation time of a transmission signal from a source node (SN) to a destination node (DN) is sufficiently large, relative to a clock period (T) at an intended clock frequency of the device, to cause variation in a clock cycle in which the transmission signal reaches the destination node (DN) a plurality of clocked elements (to) are connected in series between the source and destination nodes for causing a shift signal (SSto SS), representing the transmission signal present at the source node (SN) in a first clock cycle, to be shifted from the source node (SN) to the destination node (DN) through the series of clocked elements (to) one clocked element () per predetermined number of clock cycles. The series of clocked elements (to) is connected and arranged such that variation (v) in a propagation time of the shift signal (SS) from one clocked element () to the next clocked element () is sufficiently small, relative to the clock period (T), that a clock cycle in which the shift signal (SS) reaches the next clocked element () does not vary, whereby the shift signal (SS) always reaches the destination node (DN) a fixed number of clock cycles after the first clock cycle.


Find Patent Forward Citations

Loading…