The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Oct. 25, 2005
Filed:
Dec. 26, 2001
Dana J. Taipale, Austin, TX (US);
Dipesh Koirala, Austin, TX (US);
Dana J. Taipale, Austin, TX (US);
Dipesh Koirala, Austin, TX (US);
FreeScale, Inc., Austin, TX (US);
Abstract
A Code Division Multiple Access (CDMA) post-correlation processing system () for delay locked loop processing reduces the control data rate into a delay locked loop (DLL) processor and the number of required interpolation operations by executing a portion of the interpolation operations at a symbol data rate rather than at a chiprate. Specifically, an interpolator () generates time shifted chip samples based on input CDMA chip samples. First and second correlators () extract ontime control and data symbol samples, respectively, from ontime input CDMA chip samples. A third correlator () extracts first non-ontime control symbol samples from non-ontime CDMA chip samples. The first non-ontime control symbol samples are then input with the ontime control symbol samples to a post-correlation interpolator () operating at a symbol rate to generate second non-ontime symbol samples necessary for Delay Locked Loop (DLL) processing.