The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 25, 2005

Filed:

Mar. 07, 2003
Applicants:

Toru Eihama, Matto, JP;

Makoto Matsudaira, Kanazawa, JP;

Yasuo Yamada, Kanazawa, JP;

Inventors:

Toru Eihama, Matto, JP;

Makoto Matsudaira, Kanazawa, JP;

Yasuo Yamada, Kanazawa, JP;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01P009/00 ; H04B003/04 ;
U.S. Cl.
CPC ...
Abstract

An in-band group delay equalizer is formed in a simple circuit configuration so as to have a flat group delay characteristic over a wide frequency band without having a peak of group delay near each passband edge. The in-band group delay equalizer includes a plurality of convex group delay circuits. Each convex group delay circuit is formed of one hybrid coupler and two resonators connected to respective divided output ports of the hybrid coupler. The center frequencies of the respective convex group delay circuits are set to be different from each other so that the overall group delay characteristic of the in-band group delay equalizer becomes flat. The bandwidth and the group delay can be easily adjusted. A distortion compensation amplifier with very low distortion can be realized using such an in-band group delay equalizer.


Find Patent Forward Citations

Loading…