The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jul. 27, 2004
Filed:
Jul. 31, 2002
Cesar Carralero, Miramar, FL (US);
Darrell Davis, Sunrise, FL (US);
Raul Salvi, Boca Raton, FL (US);
Freescale Semiconductor, Inc., Austin, TX (US);
Abstract
A prescaler ( ) includes a frequency divider ( ) having an input node ( ) and a divider output ( ). The frequency divider is coupled to a clock signal and has a predetermined divisor. Series-coupled delay elements ( ) are coupled to the divider output and to the clock signal. Each delay element includes a delayed output ( ) and adds a delay equal to the clock period at the delayed output. The prescaler also includes transmission gates ( ), each transmission gate coupled between the input node and the delayed output of a corresponding one of the delay elements. When one of the transmission gates is enabled and couples the delayed output of an nth one of the delay elements to the input node, the divider output frequency equals the clock frequency divided by the predetermined divisor plus n.