Current mirror circuit with interconnected control electrodies coupled to a bias voltage source

Abstract

A current mirror circuit is described which includes a current input terminal ( A), a current output terminal ( B) and a common terminal ( C). A first controllable semiconductor element (T ) is arranged between the current input terminal ( A) and the common terminal ( C). A second controllable semiconductor element (T ) is arranged between the current output terminal ( B) and the common terminal ( C). The controllable semiconductor elements (T , T ) have interconnected control electrodes (T A, T A) which are also coupled to a bias voltage source (V ), for biasing said control electrodes at a reference voltage. The circuit further includes a transconductance stage ( ) with an input ( A) coupled to the current input terminal ( A) and an output ( B) coupled to the common terminal ( C). The control electrodes (T A, T A) are coupled to the common terminal ( C) via a third controllable semiconductor element (T ). The bias voltage source (V ) is coupled to the control electrodes of the first and the second controllable semiconductor element (T , T ) via a control electrode (T A) of the third controllable semiconductor element (T ). The current mirror circuit has high bandwidth also at low input currents and is very suitable for application in an arrangement for reproducing an optical record carrier.