The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 13, 2004

Filed:

Aug. 25, 2000
Applicant:
Inventor:

Katherine G. Brown, Coppell, TX (US);

Assignee:
Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H04B 7/216 ;
U.S. Cl.
CPC ...
H04B 7/216 ;
Abstract

A slot-aligned IQ data buffer scheme has a third buffer that allows a processing engine to slide the selection of a vector to be processed so that it aligns with the framing of the data. This is particularly advantageous for CDMA and WCDMA systems where there are overlaying coded data streams, each with its own frame timing, since data is processed cleanly at boundaries in the data such that the processing hardware can be minimized. A first level of muxing selects a pair of buffers having the data to be processed from among three buffers. A second level of muxing selects the sample number required. The third level of muxing selects the correct chips for the alignment of the slot. The third stage is implemented with a barrel shifter to minimize hardware generally associated with use of multiplexing.


Find Patent Forward Citations

Quick Actions:

Brown, Katherine. (2004). Triple data system for high data rate communication systems (U.S. Patent No. 6721295). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6721295

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…