The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Feb. 10, 2004
Filed:
Dec. 04, 2001
Kei-Kang Hung, Changhua Hsien, TW;
Chien-Hui Chuang, Taipei Hsien, TW;
Faraday Technology Corp., Hsinchu, TW;
Abstract
A low capacitance electrostatic discharge circuit (ESD) for a built-in CMOS chip capable of protecting an internal circuit within the chip. A first voltage source and a second voltage source are provided to the electrostatic protection circuit. The ESD circuit is coupled to a bonding pad and the internal circuit. The ESD protection circuit includes a first diode series, a second diode series, a first control circuit, a third diode series, a first silicon-controlled rectifier (SCR), a second control circuit, a fourth diode series and a second SCR. The ESD circuit utilizes the control circuits to initiate substrate triggering so that the triggered voltage of the SCR is lowered and holding voltage of the SCR during conduction in increased. Consequently, the entire chip is protected and input capacitance of the circuit is reduced.