logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 6604229 B1

PDFFull Text
Date of Patent:
Aug. 05, 2003

Filed:

Mar. 21, 2001

Method of designing wiring for power sources in a semiconductor chip, and a computer product

Applicant:
Inventors:

Kenji Suzuki, Kawaski, JP;

Koji Banno, Kawasaki, JP;

Toru Osajima, Kawasaki, JP;

Takashi Yoneda, Kasugai, JP;

Takanori Nawa, Kasugai, JP;

Koji Tsuneto, Kasugai, JP;

Masuo Inui, Kasugai, JP;

Hiroyuki Yamamoto, Kawasaki, JP;

Assignee:

Fujitsu Limited, Kawasaki, JP;

Attorney:

Staas & Halsey LLP

Primary Examiner:

Minh Nguyen

Int. Cl.
CPC ...
G06F 1/750 ;
U.S. Cl.
CPC ...
G06F 1/750 ;
Abstract

In a higher layer, power source wiring is provisionally provided between a logic-decided functional block and the logic-undecided functional block. Then, a resistor network of the power source wiring within the logic-undecided functional block is prepared by assuming that a current source has been connected to a power source terminal of the logic-undecided functional block. A resistor network of a total power source wiring in the higher layer is prepared by using this local resistor network. An optimum width of the power source wiring is determined by analyzing this resistor network. Based on the width, the power source wiring of the higher layer is rewired.

Find Patent Forward Citations

Suzuki, Kenji. (2003). Method of designing wiring for power sources in a semiconductor chip, and a computer product (U.S. Patent No. 6604229). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6604229

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…