The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 25, 2003

Filed:

Mar. 15, 2002
Applicant:
Inventor:

Akihiko Yoshizawa, Yokohama, JP;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03L 5/00 ;
U.S. Cl.
CPC ...
H03L 5/00 ;
Abstract

An offset compensation circuit comprises an A/D converter, a D/A converter, an attenuator and an analog adder. The A/D converter measures the DC level of an inverting type analog output buffer arranged in an analog signal processing circuit and converts the obtained analog signal into a digital signal. The D/A converter receives the digital signal output from the A/D converter as input and converts the digital signal into an analog signal. The attenuator receives the analog signal output from the D/A converter as input and attenuates its amplitude. The analog adder receives the output signal of the attenuator and that of the analog signal processing circuit as inputs, adds the two signals and supplies the sum signal to the inverting type analog output buffer as input signal of the latter.


Find Patent Forward Citations

Yoshizawa, Akihiko. (2003). Offset compensation circuit and offset compensation method (U.S. Patent No. 6538490). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6538490

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…