The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 25, 2003

Filed:

Jun. 25, 2001
Applicant:
Inventors:

Tae Ho Cha, Kyungki-Do, KR;

Se Aug Jang, Kyungki-Do, KR;

Tae Kyun Kim, Kyungki-Do, KR;

Dea Gyu Park, Kyungki-Do, KR;

In Seok Yeo, Kyungki-Do, KR;

Jin Won Park, Chungcheongbuk-Do, KR;

Assignee:

Hynix Semiconductor Inc., Kyungki-do, KR;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L 2/13205 ; H01L 2/14763 ;
U.S. Cl.
CPC ...
H01L 2/13205 ; H01L 2/14763 ;
Abstract

There is disclosed a method of manufacturing a transistor in a semiconductor device. The present invention forms a Ta film or a TaNx film at a low temperature or forms a first TaNx film in which the composition(x) of nitrogen is 0.45˜0.55, on a gate insulating film in a NMOS region, so that the work function becomes 4.0˜4.4 eV, and also forms a Ta film or a TaNx film at a high temperature or forms a second TaNx film in which the composition(x) of nitrogen is 0.6˜1.4 is formed, on a gate insulating film in a PMOS region, so that the work function becomes 4.8˜5.2 eV. Thus, the present invention can lower the threshold voltage by implementing a surface channel CMOS device both in the NMOS region and the PMOS region.


Find Patent Forward Citations

Loading…