The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 05, 2002

Filed:

Nov. 04, 1998
Applicant:
Inventor:

Kazumasa Suzuki, Tokyo, JP;

Assignee:

NEC Corporation, Tokyo, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03D 3/24 ;
U.S. Cl.
CPC ...
H03D 3/24 ;
Abstract

Even when the timing signal used in the internal circuit is formed from the clock signal by the delay device, a margin to the timing signal is deleted or reduced so that operating frequency is designed as high as possible. A delay device is composed of inverters which are connected in series and time constant circuits connected in parallel with the outputs of the inverters. The time constant circuits include series circuits each having an MOS transistor and a capacitor. The change of the on-state resistance of the MOS transistor is controlled by the voltage control signal of a voltage controlled oscillator. The delay time of the internal delay device is externally controlled so that the delay time of the delay device for generating the timing signal of an internal circuit is changed. The internal circuit can be operated in a normal manner even if the operating frequency is changed to lower than usual.


Find Patent Forward Citations

Loading…