The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 22, 2002

Filed:

May. 17, 1999
Applicant:
Inventors:

Utz Wever, München, DE;

Qinghua Zheng, Taufkirchen, DE;

Norbert Fröhlich, Augsburg, DE;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 1/750 ;
U.S. Cl.
CPC ...
G06F 1/750 ;
Abstract

A partition of an electrical circuit is formed in that the electrical circuit is mapped on a graph ( ), and the nodes and/or edges of the graph are assigned weight values ( ). The weight values describe a required computing outlay for the calculation of electrical descriptive parameters for the respective elements of the electrical circuit that is represented to the nodes and/or by the edges. A placement method is then applied to the elements of the electrical circuit ( ). Next, a measure is calculated of a number, which arises on the basis of a partitioning, of cut edges and/or margin nodes for elements of the electrical circuit ( ). The elements are grouped in partitions depending on the previously calculated measure ( ).


Find Patent Forward Citations

Quick Actions:

Wever, Utz. (2002). Computer assisted method of partitioning an electrical circuit (U.S. Patent No. 6341364). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6341364

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…