The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jan. 22, 2002
Filed:
Jan. 11, 2000
Craig S. Lytle, Mountain View, CA (US);
Donald F. Faria, San Jose, CA (US);
Altera Corporation, San Jose, CA (US);
Abstract
A programmable logic device integrated circuit incorporating a memory block. The memory block ( ) is a general-purpose memory configurable as a random access memory (RAM) or a first-in first-out (FIFO) memory. In one embodiment, the organization of memory block ( ) may have variable word size and depth size. Memory block ( ) is coupled to a programmable interconnect array ( ). Signals from the programmable interconnect array ( ) may be programmably coupled to the data, address, and control inputs of the memory block. Data output and status flag signals from the memory block are programmably coupled to the programmable interconnect array ( ).