The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Aug. 14, 2001
Filed:
Nov. 20, 1998
Applicant:
Inventor:
Toshiyasu Morita, Redwood City, CA (US);
Assignee:
Sega of America, Inc., Redwood City, CA (US);
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F 9/44 ;
U.S. Cl.
CPC ...
G06F 9/44 ;
Abstract
A system and method for delaying indirect register offset resolution including a processor having a plurality of registers, a memory storing program instructions, and a compiler for translating the program instructions into executable object code for execution by the processor. In addition, the invention includes a set of offset register lists for storing offset values generated by the compiler.
Morita, Toshiyasu. (2001). System and method for delaying indirect register offset resolution (U.S. Patent No. 6275984). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6275984
Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile