The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 13, 2001

Filed:

Apr. 10, 1990
Applicant:
Inventors:

Jeffrey I. Robinson, New Fairfield, CT (US);

Keith Rouse, Oxford, CT (US);

Assignee:

Logic Devices Incorporated, Sunnyvale, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 1/5177 ;
U.S. Cl.
CPC ...
G06F 1/5177 ;
Abstract

An apparatus architecture is provided which permits an easily programmed apparatus (,) to serve as an equivalent of an integrated circuit chip, and/or as a building block for a large system. The apparatus (,) is connected to a communications bus (,) which receives apparatus parameter, topological, and microinstruction information from a host processor and/or memory (EPROM). The apparatus includes numerous functional blocks (,), a core (,), and a parametric/microinstruction bus (,). The functional blocks include serial (,) and parallel ports (,), D/A (,) and A/D (,) converters, and programmable signal processors (,) which serve to process signal data and are connected in any desired manner through a switching matrix (,) located in the core. The topology of the switching matrix (,) is received via the communications bus (,). Parameters and microinstructions for the programmable signal processors (,) are sent via the communications bus (,), the core (,), and the parametric/microinstruction (,) bus. Topological and/or parametric data may be burned into the switch matrix and functional blocks as permanent programmed memory, or held in programmable nonvolatile or volatile memory associated with the core and functional blocks. Signal data is typically received and transmitted via the serial and/or parallel ports (,) and via the D/A and A/D (,) converters of the apparatus. Each apparatus can be made part of a larger wafer-scale system including several identical or architecturally similar apparatus by providing links between the apparatus.


Find Patent Forward Citations

Loading…