The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 23, 2001

Filed:

Nov. 13, 1998
Applicant:
Inventors:

Venkata S. Rao Kodukula, Peekskill, NY (US);

Dah-Weih Duan, Yorktown Heights, NY (US);

Michael John Brady, Brewster, NY (US);

Assignee:

Intermec IP Corp., Woodland Hills, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G08B 1/314 ;
U.S. Cl.
CPC ...
G08B 1/314 ;
Abstract

An impedance matching circuit in accordance with the principles of the present invention employs series-connected transmission lines to match a high reflection coefficient source impedance with a load impedance. The matching circuit is formed on a dielectric substrate material and accommodates the relatively limited capabilities of photo-lithographic circuit production. The new impedance matching circuit may be constructed of three series-connected transmission line sections. A first section, the section that is to be connected to the source, transforms the high source impedance into a relatively low valued impedance that is substantially resistive. The reflection coefficient of the first section is substantially equal to the reflection coefficient of the source. A second may be implemented as a quarter-wave transformer that transforms the low impedance developed by the first section into an intermediate impedance value. The third section transforms this intermediate value impedance into an impedance that substantially matches that of the load.


Find Patent Forward Citations

Quick Actions:

Kodukula, Venkata S. Rao. (2001). Distributed impedance matching circuit for high reflection coefficient load (U.S. Patent No. 6177872). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6177872

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…