The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 17, 2000

Filed:

Jun. 26, 1998
Applicant:
Inventor:

Ji-Hwan Chung, Seoul, KR;

Assignee:
Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
710 55 ; 710 29 ; 710 52 ; 710 57 ; 710 59 ; 714 45 ; 714 48 ; 714 54 ;
Abstract

A buffer room logic buffers data transferred between a host and a data storage device with a data write verification capability and stores data on a predetermined recording medium. The buffer room logic has first and second buffer counters, first and second comparators, first and second switches, and a controller. The first and second buffer counters count pulses generated at the end of a data transfer from a host interface and at the end of a data write. The first comparator compares the value of the first buffer counter with the value of a maximum buffer counter indicating a maximum size of a buffer memory, and outputs a pulse to the host interface so as to stop data transfer from the host if the comparison results in a host-no-room condition. The second comparator compares the value of the second buffer counter with the value of the maximum buffer counter, and outputs a pulse to a recording medium interface so as to stop transfer of data read from the recording medium if the comparison results in a disk-no-room condition. The first and second switches are connected between the first buffer counter and the recording medium interface, and between the second buffer counter and the recording medium interface, respectively, and are switched on/off by a predetermined control signal. The controller generates the control signal for switching on and off the first and second switches, respectively so as to provide the pulse generated at the end of every data write operation to the first buffer counter.


Find Patent Forward Citations

Loading…