The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 04, 2000

Filed:

Dec. 19, 1997
Applicant:
Inventors:

Rodney A DeKoning, Wichita, KS (US);

Dale L Harris, Wichita, KS (US);

Donald R Humlicek, Wichita, KS (US);

John V Sherman, Derby, KS (US);

Timothy R Snider, Derby, KS (US);

Assignee:

LSI Logic Corporation, Milpitas, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F / ;
U.S. Cl.
CPC ...
714-7 ; 714 11 ; 714 12 ; 714 13 ; 714820 ; 714819 ; 707202 ; 707203 ;
Abstract

Methods and associated apparatus for automatically synchronizing the operating code between a plurality of controllers. In a first embodiment after the spare controller is swapped into the storage subsystem, if the native controller determines that the spare controller's operating code is incompatible with the native controller's operating code, then the native controller notifies the spare controller that synchronization is required between both controllers. The native controller creates an image of its operating code including configuration parameters, and copies this 'synch info' into a reserved area of cache memory. The spare controller's main CPU utilizes mirroring routines to copy the operating code and configuration parameters into a reserved area of its cache memory. After the transfer is complete, the spare controller's main CPU loads the operating code and configuration parameters into its program memory and resets itself to operate with the modified program memory. In a second embodiment, a co-processor within the spare controller updates the spare controller's operating code by executing a script. The native controller builds the script that includes the operating code, configuration parameters, and instructions to retrieve the operating code and configuration parameters from the native controller's cache memory. The spare controller's co-processor transfers the script to a reserved area in the spare controller's cache memory. The native controller requests the spare controller's co-processor to execute the script which causes the co-processor to retrieve the operating code using mirroring techniques and load the spare controller's program memory with the operating code. The co-processor sends an interrupt to the spare controller's main processor to reset the spare controller.

Published as:
WO9931955A2; WO9931955A3; US6085333A;

Find Patent Forward Citations

Loading…